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Capacitor-Chain Successive-Approximation ADC
This ADC could be very compact, relative to a binary-scaled successive-approximation ADC.
NASA’s Jet Propulsion Laboratory, Pasadena, California
A proposed successive-approxima-
tion analog-to-digital converter (ADC)
would contain a capacitively termi-
nated chain of identical capacitor cells
(see figure). Like a conventional suc-
cessive-approximation ADC containing
a bank of binary-scaled capacitors, the
proposed ADC would store an input
voltage on a sample-and-hold
capacitor and would digitize
the stored input voltage by
finding the closest match be-
tween this voltage and a ca-
pacitively generated sum of
binary fractions of a refer-
ence voltage (Vref). However,
the proposed capacitor-chain
ADC would offer two major
advantages over a conven-
tional binary-scaled-capacitor
ADC:
• In a conventional ADC that
digitizes to n bits, the
largest capacitor (repre-
senting the most significant
bit) must have 2n–1 times as
much capacitance, and
hence, approximately 2n–1
times as much area as does
the smallest capacitor (representing
the least significant bit), so that the
total capacitor area must be 2n times
that of the smallest capacitor. In the
proposed capacitor-chain ADC, there
would be three capacitors per cell,
each approximately equal to the
smallest capacitor in the conven-
tional ADC, and there would be one
cell per bit. Therefore, the total ca-
pacitor area would be only about 3n
times that of the smallest capacitor.
The net result would be that the pro-
posed ADC could be considerably
smaller than the conventional ADC.
• Because of edge effects, parasitic ca-
pacitances, and manufacturing toler-
ances, it is difficult to make capacitor
banks in which the values of capaci-
tance are scaled by powers of 2 to the
required precision. In contrast, be-
cause all the capacitors in the pro-
posed ADC would be identical, the
problem of precise binary scaling
would not arise.
In the proposed ADC, as in the con-
ventional capacitor-chain ADC, a sampled
version of the input voltage is sent to-
gether with the capacitively generated
sum of binary fractions of Vref into the two
input terminals of a comparator. Also as
in the conventional ADC, the sum of bi-
nary fractions of Vref is generated by elec-
tronically switching capacitor connections
between ground and Vref. The compara-
tor determines whether the generated
voltage is higher or lower than the input
voltage, and by switching in or out succes-
sively smaller binary fractions of Vref, the
ADC brackets the input voltage between
successively converging binary values.
Each cell could be characterized as con-
taining two or three capacitors, depend-
ing on one’s perspective: One capacitor
would have the minimum capacitance,
C, while the other would have a capaci-
tance of 2C. In practice, the 2C capacitor
could be fabricated as two 1C capacitors
in parallel, so that a cell would contain
three identical capacitors, of which two
would be tied together.
Only the first cell would be tied di-
rectly to the inverting terminal of the
comparator. The second cell would be
connected to the first cell, the third cell
connected to the second, and so forth,
forming a chain of identical cells. The
first and last cells of the chain would be
terminated to ground via capacitors of
2C and C, respectively. The chain would
constitute a capacitive voltage-divider
network containing switched parallel
and series connections. By an algebraic
derivation from basic circuit theory, it
can be shown that switching from the
ground connection to the Vref connec-
tion in each successive cell of this net-
work would contribute the next less-sig-
nificant binary fraction of Vref to the
input terminal of the comparator. More
specifically, the voltage contribution ob-
tained by such switching in the m th cell
would be given by
∆Vn = 2–m(Vref/3).
This work was done by Thomas Cunning-
ham of Caltech for NASA’s Jet Propulsion
Laboratory. Further information is con-
tained in a TSP (see page 1).
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A Capacitor-Chain Successive-Approximation ADC, shown here in simplified form, would contain a capacitively ter-
minated chain of identical capacitor cells. A sum of binary-weighted voltages would be generated by throwing
switches, starting in the leftmost cell for the most-significant bit and proceeding rightward through successive cells
to the least-significant bit.
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